Abstract -This paper proposes a new RF oscillator topology that is suitable for ultra-low voltage and power applications. By employing alternating current source transistors, the structure combines the benefits of low supply voltage operation of conventional NMOS cross-coupled oscillators together with high current efficiency of the complementary push-pull oscillators. In addition, the 1/f noise upconversion is also reduced. The 40 nm CMOS prototype exhibits an average FoM of 189.5 dBc/Hz over 4-5 GHz tuning range, dissipating 0.5 mW from 0.5 V power supply, while abiding by the technology manufacturing rules.
I. INTRODUCTION Ultra-low-power (ULP) transceivers underpin short-range communications for wireless internet-of-things (IoT) applications. However, their system lifetime is extremely limited by the transceiver's power consumption and available battery technology. On the other hand, energy harvesting technologies typically deliver supply voltages that are much lower than the standard supply of CMOS circuits; e.g., on-chip solar cells can supply only 200-800 mV. Although boost converters can bring the level up to the required ∼1 V, their poor efficiency (≤80%) wastes the harvested energy. Consequently, RF oscillators, as one of the transceiver's most power hungry circuitry, must be very power efficient and preferably operate directly at the energy harvester output. In this paper, we propose a new RF oscillator topology to address the aforementioned constraints without sacrificing manufacturability and phase purity.
II. OSCILLATOR POWER CONSUMPTION TRADEOFFS
The phase noise (PN) of the traditional oscillator (i.e., class-B) with an ideal current source at an offset frequency ∆ω from its resonating frequency ω 0 can be expressed as, L(∆ω) = 10 log 10 KT 2 Q 2 t αI αV PDC
where, Q t is the LC-tank quality factor; α I is the current efficiency, defined as ratio of the fundamental current harmonic I ω0 over the oscillator DC current I DC ; and α V is the voltage efficiency, defined as ratio of the drain oscillation amplitude V osc (single-ended) over the supply voltage V DD [1] . As a consequence, V osc can be calculated by one of the following equations, 
where, R in is an equivalent input parallel resistance of the tank's losses. Eq. (1) demonstrates a trade-off between power consumption, P DC , and PN. The PN requirements are quite trivial for IoT applications and can be easily met by LC oscillators as long as Barkhausen start-up criterion is satisfied over process, voltage and temperature (PVT) variations. Consequently, reducing P DC is the ultimate goal of IoT applications. The I DC can be calculated by using the second and last terms of (2),
As a result, the RF oscillator's P DC is derived by
Eq. 4 indicates that the minimum achievable P DC can be expressed in terms of a set of optimization parameters, such as R in , and a set of topology dependent parameters, such as minimum supply voltage (V DDmin ), current and voltage efficiencies.
Lower P DC is typically achieved by scaling up R in =L p ω 0 Q t simply via a large multi-turn inductor [2] . For example, by continuing increasing the inductance by 2× at constant Q t , R in could theoretically enhance by 2×, which would reduce P DC by half with a 3 dB PN degradation. However, at some point, that tradeoff stops due to a dramatic drop in the inductor's self-resonant frequency and Q-factor. This constraint sets an upper limit on maximum R in , which is a function of technology. The topology parameters also play an important role in the minimum achievable P DC . Figure 1 shows such effects for the traditional cross-coupled NMOS-only (OSC N ) and complementary push-pull (OSC NP ) structures. The V DDmin of OSC N can go lower than in OSC NP . However, the current efficiency of OSC NP is doubled due to the switching of tank current direction every half period. Its voltage efficiency is also smaller. Hence, OSC NP offers ∼3× lower α V /α I . Consequently, each of these structures has its own set of advantages and drawbacks such that the minimum achievable P DC according to (4) is almost identical, as shown in Table I .
In this paper, we propose to convert the fixed current source of the traditional NMOS topology into a structure with alternating current sources such that the tank current direction can change every half-period. Consequently, the benefits of low supply of the OSC N topology and higher α I of OSC NP structure are combined to reduce power consumption further than practically possible in the traditional oscillators. Figure 2 illustrates the proposed oscillator's schematic, waveforms and various operational regions of M 1−4 transistors across the oscillation period. The two-port resonator consists of a step-up 1:2 transformer and tuning capacitors (C 1 , C 2 ) at its primary and secondary windings. The current source transistors M 1,2 set the oscillator's DC current. These devices, along with M 3−4 , play a vital role of switching the tank current direction. To realize that, both M 1,2 and M 3,4 pairs must demonstrate positive feedback mechanism. Consequently, the transformer's primary and secondary out-of-phase ports are respectively connected to the drain and gate of M 1,2 devices. The single-ended output resistance of M 2 is given by
III. SWITCHING CURRENT SOURCE OSCILLATOR
where, A is the transformer passive voltage gain between its windings. On the other hand, the transformer's in-phase signals must be applied to the source and gate of M 3,4 devices to realize positive feedback. The real part of the impedance seen at the source of M 4 can be expressed by Equations (5), (6) clearly indicate that A must be safely larger than 1 to have positive feedback from both upper and lower sides of the tank. This justifies utilizing a 1:2 step-up transformer in the oscillator's tank.
As can be gathered from Fig. 2 , G B oscillation voltage is high within the first half-period. Hence, only M 2 and M 3 transistors are on and the current flows from left to right side of the tank. However, M 1 and M 4 are turned on for the second half-period and tank's current direction is reversed. Consequently, like in the push-pull structure, the tank current flow is reversed every half-period thus doubling the oscillator's α I to 4/π.
The minimum V DD is determined by the bias voltage
Eq. (7) implies that M 3,4 should work in weak-inversion keeping V gs3 <V t to achieve lower V DDmin . Since, M 1−4 have the same DC gate voltage, M 3,4 sub-threshold operation also offers enough V OD for the switching current source devices to operate in the saturation region at the DC operating point. Hence, unlike traditional oscillators, the dimension of M 3,4 devices must be a few times (i.e., 8×) larger than current source devices to guarantee their weak-inversion operation. On the other hand, the oscillation swing cannot go further than V OD1,2 at DA/DB nodes, which is chosen ∼150 mV to satisfy the system's phase noise requirement by a few dB margin. Consequently, as with OSC N , the proposed structure can operate at V DD as low as 0.5 V.
Such a low V DD and oscillation swing can easily lead to start-up problems in the traditional structures and increase in the oscillator buffer power consumption (P buf ) in order to provide a rail-to-rail swing of the LO output. Fortunately, the transformer gain enhances the oscillation swing at M 1,2 gates to even beyond V DD , guaranteeing the oscillator start-up and reduction of P buf . Furthermore, M 1−4 contribution to the oscillator's PN is also reduced by the transformer's voltage gain [1] . M 1 and M 2 transistors alternatively enter the triode region for part of the oscillation period, as shown in Fig. 2 . However, M 3,4 devices work only in the saturation and exhibit negative output resistance for their entire on-state operation. Consequently, only one side of the tank is connected to the ac ground when either M 1 /M 2 is in the linear region while the other side sees high impedance. Hence, this structure preserves the tank's charge and Q-factor over the entire oscillation period. Contrary to the traditional oscillators, the tank loading effect due to the low output impedance of the current source transistor is not an issue in the proposed architecture.
Dynamically switching the bias of MOS devices will reduce their flicker noise, as also demonstrated in [3] . It also lessens the DC component of their effective impulse sensitivity function. Consequently, a lower 1/f 3 PN corner is expected than in the traditional oscillators. Furthermore, the V DD variation cannot directly modulate V gs and thus nonlinear C gs of M 1−4 devices. An RC filter is also placed between V DD and V B to further reduce the deterministic noise on the bias voltage. Hence, the frequency pushing should be very small, thus making it suitable for direct connection to solar cells and integration with PA.
Larger R in and A are desired to reduce P DC and P buf , respectively. Both optimization parameters are a strong function of X=L s C 2 /L p C 1 , as shown in Fig. 3 (b) and (c). R in is enhanced by a factor of (1+k m ) 2 /2 at X=1 for Q p ≈Q s , which is reasonable for monolithic transformers. However, A increases by having a larger X-factor as gathered from Fig. 3 (c) . To consider both scenarios, trans-impedance R 21 =R in ·A term is defined and depicted in Fig. 3 (d) . The R 21 also reaches its maximum at X=1. For this reason, the PVT switched-MOM-capacitor banks are distributed between the transformer's primary and secondary to roughly satisfy this criterion. We also define the maximum of R 21 as the transformer 
Consequently, the transformer dimension and winding spacing are chosen to maximize this term. Unfortunately, lower thin metal layers must be used for the cross connections of a step-up transformer as the number of primary turns exceeds one. That constraint increases the transformer's losses and reduces tank's Q-factor and R in . Consequently, the maximum achievable R in is somewhat smaller for the transformer-based tank as compared to a simple LC resonator in the same CMOS technology.
IV. MEASUREMENT RESULTS
The oscillator was prototyped in TSMC 40 nm 1P7M CMOS. The chip micrograph is shown in Fig. 4 (a) . M 1,2 and M 3,4 transistors are minimum-length low-V t devices with a width of 32 µm and 256 µm, respectively. The transformer's primary and secondary differential self-inductance is only 660 pH and 2 nH, respectively, with the coupling factor k m =0.76. Both transformer's winding are realized with top ultra-thick metal (3.5 µm). However, the transformer includes a floating M1-to-M6 shield to comply with the strict metal density rules (>10-20%) for manufacturability and also to alleviate the substrate loss. Note that the shield must be significantly thinner than the skin depth at the desired frequency to avoid any attenuation of the magnetic field. The skin depth of copper is ∼0.9 µm at 5 GHz. However, the thickness of M6 layer is 0.85 µm. Hence, adding M6 dummy metal reduces the transformer's magnetic field, inductance, Q-factor and thus R in drops by 10-20%. The simulated Q-factor is 12 and 16 for the primary and secondary windings, respectively. Figure 5 shows the measured PN at the highest and lowest frequencies (f max , f min ) with V DD of 0.5 V and P DC of 470-and-580 µW, respectively. Thanks to ‡ at ∆f =10 MHz normalized to 2.4 GHz carrier. * FOM T = |PN|+20 log 10 ((f 0 /∆f )(TR/10)) -10 log 10 (P DC (mW)).
the switching current source technique, 1/f 3 PN corner of the oscillator is relatively low and varies between 250-to-420 kHz across the tuning range (TR). The oscillator has a 22.2% TR, from 4 to 5 GHz. Figure 4 (b) displays plots of phase noise and FoM across the TR. The FoM reaches maximum 189.9 dBc at f max and varies ∼1 dB across the TR. Table II summarizes the proposed oscillator performance and compares it with relevant state-of-the-art for P DC <2 mW and TR>8%. It is the only one with the all-layer dummy metal fills inside the LC-tank for manufacturability. For the similar P DC (400-600 µW), only the transformer-feedback VCO [4] shows better FoM but with a much larger area, lower TR and extremely high frequency pushing. Class-C VCO [5] also shows better FoM but at a much higher P DC . Furthermore, it needs additional complex biasing circuits (such as opamp) for proper operation, which can potentially limit its minimum V DD and thus P DC .
V. CONCLUSION A switching current source oscillator has been proposed and analyzed, providing deep insights into beneficial circuit operation. It combines advantages of low supply voltage operation of the conventional NMOS cross-coupled oscillator with high current efficiency of the complementary push-pull oscillator to reduce the oscillator supply voltage and dissipated power without sacrificing its start-up robustness or loading tank's Q-factor. The 40 nm CMOS prototype exhibits 189.5 dBc/Hz FoM, with 22% tuning range, dissipating 0.5 mW from 0.5 V power supply, while complying with the process technology manufacturing rules. ACKNOWLEDGMENT We acknowledge TSMC JDP program for chip fabrication, Integrand Software for EMX license, and European ERC Grant 307624 for partial financial support.
